This paper presents ultra-low voltage transconductor using a new bulk-driven quasi-°oating-gate technique (BD-QFG). This technique leads to signi¯cant increase in the transconductance and the bandwidth values of the MOS transistor (MOST) under ultra-low voltage condition. The proposed CMOS structure of the transconductor is capable to work with ultra-low supply voltage of AE300 mV and low power consumption of 18 W. The transconductance value of the transconductor is tunable by external resistor with wide linear range. To prove the validation of the new described technique a second-order G m -C multifunction¯lter is presented as one of the possible applications. The simulation results using 0.18 m CMOS N-Well process from TSMC show the attractive features of the proposed circuit.
Introduction
Among variety of analog design techniques that used to achieve acceptable circuit performances under low-voltage (LV) condition belong: bulk-driven (BD),°oating-gate (FG) and quasi-°oating-gate (QFG) techniques. [49] [50] [51] [52] As a matter of fact these techniques have proven widespread applicability in LV area. Various LV active elements have been designed via these techniques, such as voltage follower (VF), 9, 10 operational ampli¯er (Op-Amp), 11, 20 operational transconductance ampli¯er (OTA), [12] [13] [14] [15] [21] [22] [23] 28, 43 second generation current conveyor (CCII), 16, [38] [39] [40] 42, 43 current di®erencing transconductance ampli¯er (CDTA), 17 di®erential-input bu®ered and external transconductance ampli¯er (DBeTA), 32 current mirror (CM), 30, 33 di®er-ential voltage current conveyor (DVCC), 41 winner-take-all (WTA) circuit, 49 and others.
However, the aforementioned techniques su®er from some limitations. The transconductance value of the QFG (g m-QFG ), FG (g mÀFG ) and of the BD (g mb ) transistors are less than the transconductance value of the conventional gate driven (GD) transistor (g m ), respectively, i.e., g m > g m-QFG > g m-FG > g mb . The FG and QFG MOS transistors can process only AC signals; hence the DC applications for these two techniques are overlooked.
Therefore, two new techniques appear as promising way to suppress the limitations of the upper mentioned techniques. 44, 45 The two new techniques are named as bulk-driven°oating-gate (BD-FG) and bulk-driven quasi-°oating-gate (BD-QFG) and they ensure high transconductance value close to the transconductance value of the conventional gate driven transistor, high bandwidth and they enable the capability of processing both AC and DC signals, all under ultra-LV supply voltage. 44, 45 This paper presents the BD-QFG principle and a tunable transconductor based on it; the transconductance value is tunable by external resistor in a wide range. Also, a second-order G m -C multifunction¯lter is presented as possible application.
BD-QFG MOST Principle
To illustrate the principle of the BD-QFG MOST using N-well technology Fig. 1 shows its symbol and the realization in MOS technology.
As shown in Fig. 1 (a) the bias-gate \G bias " must be connected to a suitable bias voltage through a large resistor value \R b " which is practically realized by MOST operating in the cuto® region \M b " as shown in Fig. 1(b) . The input terminal \G in " is capacitively coupled via C in to the quasi-°oating gate terminal from one side and directly coupled to the bulk terminal from other side. As a result the total transistor transconductance (g m;BD-QFG Þ is increased. 44, 45 The BD-QFG MOST transconductance is given by the sum of BD and QFG transconductances i.e.,
Consequently, the transient frequency is also increased:
where g mb and g m;QFG are the bulk transconductance and the e®ective transconductance of the BD-QFG MOST, respectively. Also, C bs , C bsub and C gs are the bulksource, bulk-substrate and the gate-source capacitances of the MOST, respectively.
Ultra-LV BD-QFG Transconductor
The transconductor is one of the most important building blocks in analog and mixed-mode circuits, including continuous-time G m -C¯lter, voltage controlled oscillator, and continuous-time sigma-delta modulator. The symbol of the transconductor is presented in Fig. 2 . It has two input terminals with very high impedance (inverting \À" and noninverting \þ") and one output terminal \out" with high impedance. The terminal \set" is connected to output passive resistor R set , and it is used to set the value of the e®ective transconductance G m , where G m % 1=R set . For applications requiring electronic control of the transconductance, the passive resistor R set can be replaced by commonly used voltage-controlled resistance based on simple CMOS circuitry.
The internal CMOS structure of the BD-QFG transconductor is shown in Fig. 3 . The circuit consists of two di®erential BD-QFG transistors i.e., M 1 , M 2 and M 3 , M 4 . The gates of these transistors are connected to the negative supply voltage through high value resistors created by transistors M b1 , M b2 , M b3 , M b4 , respectively, which are operating in cuto® region.
The input terminals of M 1 , M 2 , M 3 and M 4 are capacitively coupled (via C 1 , C 2 , C 3 and C 4 Þ, respectively, to their quasi-°oating gate terminals from one side and directly coupled to their bulk terminals from other side. Transistors M 7 , M 8 , M 9 , M 10 and M 13 are used to create the current biasing for the circuit. Transistors M 5 and M 6 act as tail current sources for the¯rst and second di®erential input stages, respectively. Transistors M 9c , M 10c , M 11 , M 11c , M 12 and M 12c create the output stage of the transconductor and they ensure equal currents passing through terminals \set" and \out" i.e., I out ¼ I Rset . Finally, I bias is the current bias for the circuit and the external resistor R set is used to set the value of the transconductance.
It is worth mentioning here that due to the internal negative feedback, created by the connection between the drains of M 9c , M 11c and the input of M 1 , the linearity of the transconductor is signi¯cantly improved in comparison with the conventional method of modifying the bias current of the transistors operating in the G m stage. 17 Furthermore, this internal negative feedback provides the voltage transfers between the input terminals and the \set" one.
The self-transconductance (i.e., without negative feedback and with grounding the input terminal of M 1 in similar manner as M 3 Þ of the transconductor is g m and it is given by: By providing the negative feedback and connecting external R set to \set" terminal as shown in Fig. 3 a simple analysis yields:
From Eq. (5) the e®ective transconductance G m can be obtained as:
It is worth noting here that similar principle of controlling the G m value via external resistor is presented in Refs. 17 and 43. However, the proposed circuit structure in this paper is simpler with minimum count of transistors in contrast to the structure presented in Ref. 43 .
Note that the°ipped voltage follower is used to bias the two di®erential BD-QFG transistors similar to Refs. 16 and 49; hence, the minimum voltage supply for this structure is given by:
Equation (7) proves that the proposed structure has the capability to operate under extremely low voltage supply.
The input terminals inþ and inÀ possess high input impedance. The output impedance is also signi¯cantly high due to using the cascode technique at the output stage and it is given by:
where g o is the transistor output conductance. Figure 4 shows a second-order G m -C multifunction¯lter based on two BD-QFG transconductors and two capacitors to realize the low-pass (LP), high-pass (HP) and band-pass (BP) responses. Analysis of the proposed¯lter circuit yields the following equation: It is clearly obtained from Eq. (6) that:
Second-Order G m -C Multifunction Filter based on BD-QFG Transconductor
. The low-pass response can be obtained when
. The band-pass response can be obtained when
. The high-pass response can be obtained when
The following relations are valid for the pole frequency and the quality factor:
From Eqs. (10) and (11) it is obvious that if G m1 ¼ G m2 ¼ G m then the parameter ! o can be controlled by G m without disturbing Q. Also, the sensitivities of the parameters ! o and Q are calculated as shown in Table 1 where it is evident that the active and passive sensitivities are calculated as 0.5 in magnitude. Fig. 4 . Second-order G m -C multifunction¯lter based on two BD-QFG transconductors and two capacitors. Table 1 . Sensitivities of circuit components.
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Simulation Results
The proposed BD-QFG transconductor was designed and simulated using 0.18 m CMOS process from TSMC. 46 The supply voltage is V DD ¼ ÀV SS ¼ 300 mV, the bias current I bias ¼ 5 A and the total power consumption is 18 W. To demonstrate the wide linear range and the tunability of the BD-QFG transconductance value of the transconductor, the DC output current versus input voltage with stepping R set from 80 to 320 k with 40 k step is shown in Fig. 5 . It is evident the wide range of operation.
The simulated inputs and output impedances versus frequency are shown in Fig. 6 . The R out as expected is signi¯cantly high and its value is about 10 M.
The relation between the simulated and the calculated transconductance based on Eq. (6) is illustrated in Fig. 7 . It is notable that with increasing the value of R set (i.e., R set ) 1=g m Þ the simulated and calculated values of G m become more identical. Figure 8 shows the frequency and phase responses of the second-order G m -C¯lter presented in Fig. 4 . By setting C 1 ¼ C 2 ¼ 20 pF and R set1 ¼ R set2 ¼ 265 k, which yield f 0 ¼ 30 kHz and Q ¼ 1. It is evident that the simulation results are in agreement with theory. The total power consumption of the¯lter is 37 W. Figure 9 shows the total harmonic distortion (THD) of the low-pass¯lter by applying a sinusoidal signal of various amplitudes and frequencies of 1 kHz and 10 kHz. The THD is below 2.5% for input voltage up to 160 mV (peak-to-peak). Finally, based on the above mentioned discussion yields that using the BD-QFG MOST o®ers mainly the following advantages:
. High transconductance value close to the gate-driven one, resulting in increase of the bandwidth and reducing the input referred noise of the proposed circuit. . Ultra-low-voltage low-power operation capability,
. Simple circuitry and . Extended input voltage range nearly rail-to-rail.
Conclusion
The aim of this paper is to present a new technique for analog circuit design implementation that able to compete with pleasurable behaviors of the conventional gate driven transistor with extra bene¯t that the whole circuit is working under low voltage low power area. This paper presents a new ultra-low voltage transconductor based on BD-QFG technique. The low supply voltage, low power consumption and the wide dynamic range are the main attractive features of the proposed circuit. As a possible application a second-order multifunction G m -C¯lter is presented to prove the validation of the described technique. 
